发明名称 |
Integrated interface circuitry for use in analog-digital circuits has data input provided before each of two separate, clock-controlled signal paths leading to corresponding outputs |
摘要 |
<p>The circuitry includes at least one cell block (1) and two separate, clock-controlled signal paths comprised of a utilizable data path and a test signal path. A data input (DI) is provided before the utilizable data path that leads to a data output (DO). A test data input (TDI) is provided before the test signal path that leads to a test data output (TDO).</p> |
申请公布号 |
DE102005051494(A1) |
申请公布日期 |
2006.12.21 |
申请号 |
DE20051051494 |
申请日期 |
2005.10.26 |
申请人 |
SENSORDYNAMICS AG |
发明人 |
BERTINI, LORENZO |
分类号 |
G01R31/3167;G01R31/3181;G01R31/3185 |
主分类号 |
G01R31/3167 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|