Asymmetrical layout for complementary metal-oxide-semiconductor integrated circuit to reduce power consumption

摘要

A Complementary Metal-Oxide-Semiconductor (CMOS) integrated circuit design layout incorporating an asymmetrical polysilicon gate and diffusion is disclosed. The resulting asymmetrical CMOS integrated circuit exhibits reduced current flow during operation to thereby decrease power consumption.