发明名称 |
TRANSISTOR LAYOUT CONFIGURATION FOR TIGHT-PITCHED MEMORY ARRAY LINES |
摘要 |
<p>A multi-headed word line driver circuit incorporates bent-gate transistors to reduce the pitch otherwise achievable for interfacing to tightly-pitched array lines. In certain exemplary embodiments, a three-dimensional memory array includes multiple memory blocks and array lines traversing horizontally across at least one memory block. Vertical active area stripes are disposed beneath a first memory block, and a respective plurality of bent-gate electrodes intersects each respective active area stripe to define individual source/drain regions. Every other source/drain region is coupled to a bias node for the active area stripe, and remaining source/drain regions are respectively coupled to a respective array line associated with the first memory block, thereby forming a respective first driver transistor for the respective array line.</p> |
申请公布号 |
EP1864094(A1) |
申请公布日期 |
2007.12.12 |
申请号 |
EP20060740254 |
申请日期 |
2006.03.31 |
申请人 |
SANDISK 3D LLC |
发明人 |
PETTI, CHRISTOPHER J.;SCHEUERLEIN, ROY E.;KUMAR, TANMAY;BANDYOPADHYAY, ABHIJIT |
分类号 |
H01L21/8242;G11C8/14;G11C11/408;H01L21/822;H01L27/02;H01L27/06;H01L27/108 |
主分类号 |
H01L21/8242 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|