发明名称 Method of forming a cob dram by using self-aligned node and bit line contact plug
摘要 The present invention includes forming polysilicon plugs between the gate structures and word lines in a BPSG layer formed on the gate structures and the word lines. A polysilicon layer, a tungsten silicide layer and a silicon oxide layer are sequentially formed on the BPSG layer. Then, the multi-layers are etched to the surface of the BPSG layer. Next, the BPSG layer is slightly etched to expose the polysilicon plug. Oxide spacers are formed on the sidewalls of the layers. A silicon nitride layer is formed over the bit lines, oxide spacers and on the polysilicon plugs. An oxide layer is formed on the silicon nitride layer. Subsequently, the oxide layer is patterned to form node contact holes. An etching is used to etch the silicon nitride layer. A first conductive layer is formed along the surface of the oxide layer, the contact holes. The top portion of the first conductive layer is removed. The oxide layer is removed to expose the silicon nitride layer. A dielectric film is deposited along the surface of the first conductive layer. Finally, a second conductive layer is formed over the dielectric film.
申请公布号 US6150213(A) 申请公布日期 2000.11.21
申请号 US19980111685 申请日期 1998.07.08
申请人 VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION 发明人 LUO, HUNG-YI;JENG, ERIK S.;CHEN, YUE-FENG
分类号 H01L21/02;H01L21/8242;(IPC1-7):H01L21/824 主分类号 H01L21/02
代理机构 代理人
主权项
地址