| 摘要 |
The image data synchronizer has a memory, an address write counter, an address read counter, a clock frequency modulator, and an analog/digital mixed value control oscillator. In order to prevent a read overhead to cause a disordered image, the analog/digital mixed value control oscillator is coupled to an output terminal of the clock frequency modulator to generate an output clock signal as the read clock signal for the address read counter in accordance with a clock adjustment value, so as to form the feedback compensation architecture.
|
