发明名称 |
Memory read circuit with precharging limitation device |
摘要 |
Disclosed is a memory read circuit with a device to limit the precharging of the bit lines. The circuit includes a portion forming a current mirror and providing furthermore for a controlled precharging of the bit line and of the reference line in limiting the precharging potential to a borderline value referenced with respect to the ground. The circuit may be applied to non-volatile (EEPROM, Flash EPROM) memories, and especially memories supplied with low voltages.
|
申请公布号 |
US5986937(A) |
申请公布日期 |
1999.11.16 |
申请号 |
US19980059231 |
申请日期 |
1998.04.13 |
申请人 |
SGS-THOMSON MICROELECTRONICS S.A. |
发明人 |
YERO, EMILIO MIGUEL |
分类号 |
G11C7/12;G11C16/24;G11C16/28;(IPC1-7):G11C16/06 |
主分类号 |
G11C7/12 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|