| 摘要 |
To provide a manufacturing method of a semiconductor device including a memory cell having a higher reliability. First and second stacked structures (PE1, PE2) in a memory cell formation region are formed so as to have a larger height than a third stacked structure (PE3) in a transistor formation region, and then an interlayer insulating layer is formed so as to cover these stacked structures and then polished. |
