发明名称 Critical Area Deterministic Sampling
摘要 A layout design for a portion of a microdevice design is partitioned into sections or "bins." Next, a critical area value is estimated for one or more of the bins. One or more of these estimated bins is then selected for a more detailed analysis. After the estimated bins have been selected, a detailed critical area analysis of the selected bins is performed. Once the actual critical area for each of the estimated bins has been determined, the actual critical areas for selected estimated bins are correlated with those bin's corresponding estimated values. By correlating the actual critical areas of selected estimated bin to those bin's corresponding estimated values, a mapping function can be determined. After the mapping function has been determined, it is applied to the estimated values for each of the remaining bins of the layout design (i.e., the bins for which an actual critical area have not yet been determined) to obtain critical area information for the layout design. The layout design can then be modified based upon the obtained critical area information.
申请公布号 US2010023905(A1) 申请公布日期 2010.01.28
申请号 US20090390354 申请日期 2009.02.20
申请人 PIKUS FEDOR G;STEDMAN JOHN W 发明人 PIKUS FEDOR G.;STEDMAN JOHN W.
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址