发明名称 Semiconductor integrated circuit device
摘要 To strengthen tolerance to radiation. Source and back gate of P-channel transistor P 1 are connected to power supply. Gate of the P-channel transistor P 1 is connected to input terminal IN. Drain of P 1 is connected to output terminal OUT. Source and back gate of N-channel transistor N 1 are grounded. Gate of N 1 is connected to IN. Drain of N 1 is connected to OUT. Cathode of diode D 1 is connected to power supply, anode of D 1 being connected to OUT. Cathode of diode D 2 is connected to OUT, anode of D 2 being grounded. When seen from a direction perpendicular to a substrate on which an inverter circuit is formed, a projection plane of a region of a p+ diffusion layer 32 of D 1 includes a projection plane of a region of an n+ diffusion layer 24 of N 1 , and a projection plane of a region of an n+ diffusion layer 41 of the diode D 2 includes a projection plane of a region of a p+ diffusion layer 14 of P 1.
申请公布号 US2007285118(A1) 申请公布日期 2007.12.13
申请号 US20070798376 申请日期 2007.05.14
申请人 NEC ELECTRONICS CORPORATION 发明人 YONEDA HIDEYUKI
分类号 H03K19/003 主分类号 H03K19/003
代理机构 代理人
主权项
地址
您可能感兴趣的专利