发明名称 VOLTAGE REGULATOR
摘要 PROBLEM TO BE SOLVED: To provide a voltage regulator using an NMOS transistor for an output transistor with low power consumption.SOLUTION: A voltage regulator comprises: an NMOS transistor 104 as an output transistor; an error amplifier circuit 103; resistances 105 and 106; a reference voltage circuit 102; a ground terminal 100; an output terminal 110; and a power supply terminal 101. The error amplifier circuit 103 is configured such that a non-inverting input terminal is connected to one terminal of the reference voltage circuit 102, and that an inverting input terminal is connected to a connection point between the resistances 105 and 106. The NMOS transistor 104 is configured such that a gate is connected to the output terminal of the error amplifier circuit 104, and that a source is connected to the output terminal 110, and that a drain is connected to a step-down circuit 107. The other terminal of the step-down circuit 107 is connected to the power supply terminal 101. The resistances 105 and 106 are connected between the output terminal 110 and the ground terminal 100.
申请公布号 JP2015001771(A) 申请公布日期 2015.01.05
申请号 JP20130124724 申请日期 2013.06.13
申请人 SEIKO INSTRUMENTS INC 发明人 UEHARA OSAMU
分类号 G05F1/56 主分类号 G05F1/56
代理机构 代理人
主权项
地址