摘要 |
The memory interface control circuit includes a mask-release-signal generation circuit which generates a basic mask-release signal from a data strobe signal input from a DRAM and a read timing signal indicative of a read start, a mask-release-signal generation circuit which generates a mask signal from a basic mask-release signal and a read mode signal indicative of a read mode of the DRAM, and a strobe signal generation circuit which generates an internal data strobe signal from a delayed data strobe signal and the mask signal. The mask of the data strobe signal alleviates gridge noise in the memory interface control circuit
|