发明名称 |
Serial-to-parallel- and parallel-to-serial converter |
摘要 |
<p>A data form converter allowing parallel-to-serial or serial-to-parallel conversion at various conversion ratios is disclosed. A frequency divider divides an input clock in frequency at a variable frequency division ratio to produce a single frequency-divided clock. A data shift circuit shifts serial input data according to the input clock to output n-bit parallel data, where n is determined depending on the variable frequency division ratio. A retiming section synchronizes the n-bit parallel data with the single frequency-divided clock to output parallel output data. <IMAGE></p> |
申请公布号 |
EP1482642(A3) |
申请公布日期 |
2005.03.23 |
申请号 |
EP20040011113 |
申请日期 |
2004.05.10 |
申请人 |
NEC CORPORATION;NEC ELECTRONICS CORPORATION |
发明人 |
TAKEUCHI, MASAHIRO;SAEKI, TAKANORI;TANAKA, KENICHI |
分类号 |
H03M9/00;(IPC1-7):H03M9/00 |
主分类号 |
H03M9/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|