发明名称 DYNAMIC FAIL-SAFE BIASING CIRCUITRY FOR FAULT-TOLERANT APPLICATIONS
摘要 PROBLEM TO BE SOLVED: To provide improved systems and methods for dynamic fail-safe biasing circuitry for fault-tolerant applications.SOLUTION: A biasing circuit includes a differential communication line comprising a first signal line and a second signal line. The biasing circuit further includes a first current source coupled between a power supply and the first signal line. The biasing circuit further includes a first high-precision voltage reference that is coupled to the first current source and outputs a reference voltage driving a current produced by the first current source. The biasing circuit further includes a second current source that is coupled to the second signal line and a system ground and is driven by a voltage supplied by the power supply.SELECTED DRAWING: Figure 1
申请公布号 JP2016192763(A) 申请公布日期 2016.11.10
申请号 JP20160009616 申请日期 2016.01.21
申请人 HONEYWELL INTERNATL INC 发明人 DANIEL WALTER SNIDER;MALMARUHAN SIVAPRAKASAM;JEREMY S PARKS
分类号 H04L25/02;H03F3/45 主分类号 H04L25/02
代理机构 代理人
主权项
地址
您可能感兴趣的专利