发明名称 SCHEDULER DEVICE AND METHOD FOR DYNAMIC LOOP-TO-PROCESSOR MAPPING
摘要 A scheduler device and a method for mapping program blocks to cores of a heterogeneous multi-core system, comprising at least two types of cores, c1, c2, the method comprising the steps of: estimating (S1), in run-time, available resources of the heterogeneous multi-core system for parallel execution of at least one program block; determining (S2) a first number of loops, n1, and a second number of loops, n2, of the program block, to be associated with each of the at least two types of cores of the heterogeneous multi-core system, wherein a total number of loops, N=n1+n2, of the program block is to be executed in the heterogeneous multi-core system on the estimated available resources; checking (S3) a power consumption condition, and if the power consumption condition is not satisfied, modifying a clock frequency, f1 of the first type, c1 cores and determining again the first, n1, and the second, n2, number of loops to be associated with each of the at least two types, c1, c2, of cores; and parallel executing (S4) the determined first number, n1, of loops on the available cores of the first type, c1, and the determined second number, n2, of loops on the available cores of the second type, c2, of the heterogeneous multi-core system.
申请公布号 WO2016153379(A1) 申请公布日期 2016.09.29
申请号 WO2015RU00181 申请日期 2015.03.26
申请人 HUAWEI TECHNOLOGIES CO., LTD 发明人 LEVIN, Mikhail Petrovich
分类号 G06F9/48;G06F9/50 主分类号 G06F9/48
代理机构 代理人
主权项
地址