发明名称 FAILURE INSPECTION APPARATUS AND METHOD
摘要 PROBLEM TO BE SOLVED: To detect a failure where logical value variation is caused by dynamic interference of signal variation in adjacent signal lines of a circuit to be inspected, more accurately than a conventional technology. SOLUTION: This failure inspection apparatus inspects a failure of each signal line of the circuit to be inspected including a plurality of signal lines. The failure inspection apparatus calculates the value of a failure excitation function related to the failure signal line using the failure excitation function showing an adaptation result of a predetermined failure exciting condition between the failure signal line and each adjacent signal line based on the layout information, manufacturing parameter information, and timing information between the failure signal line for assuming a failure in the signal line to be inspected of the circuit to be inspected and at least one adjacent signal line within a predetermined range from the failure signal line. The failure inspection apparatus determines whether or not a dynamic failure is excited in the failure signal line based on the calculated failure excitation function. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009047645(A) 申请公布日期 2009.03.05
申请号 JP20070216141 申请日期 2007.08.22
申请人 HANDOTAI RIKOUGAKU KENKYU CENTER:KK 发明人 TAKAMATSU YUZO;TAKAHASHI HIROSHI;HIGAMI YOSHINOBU;NAKAO MICHINOBU;AIKYO TAKASHI;EMORI MICHIAKI;OMAE HIDEO
分类号 G01R31/28 主分类号 G01R31/28
代理机构 代理人
主权项
地址