发明名称 OUTPUT BUFFER CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide an output buffer circuit in which a slew rate increasing part constituted of a switching element is added, so that an output voltage having a high slew rate is obtained even through a smaller amount of a bias current than that required in a conventional output buffer, thereby preventing much power from being consumed. SOLUTION: The output buffer circuit including a compensation capacitive load Cc comprises: input terminals 501a-501e applying differential input voltage signals to two input terminals; an output terminal 502 that increases a gain of the differential input voltages; a current source 503 that biases the output terminal; and a slew rate increasing part 504 which is connected to the output terminal and the compensation capacitive load, and includes a switching element to increase a slew rate of the output buffer circuit. COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2007104647(A) 申请公布日期 2007.04.19
申请号 JP20060240615 申请日期 2006.09.05
申请人 SAMSUNG ELECTRO MECH CO LTD 发明人 LEE YOUN JOONG;CHOI WON TAE;PARK CHAN WOO;KIM BYUNG HOON
分类号 H03K19/0175;H03K17/687 主分类号 H03K19/0175
代理机构 代理人
主权项
地址