发明名称 Video processing architecture
摘要 A video processing device has an input for receiving video data, at least one processing circuit, for generating processed video data from the received video data, and a memory, for receiving the processed video data. An output circuit reads the processed video data from the memory, and generates frames of data including at least the processed video data. In order to be able to operate with an output clock frequency that may differ from the ideal output clock frequency, it is possible to vary the frame size, that is, the number of pixels of data in a frame. If an amount of processed video data stored in the memory exceeds an upper threshold, then the frame size can be reduced by reducing the number of pixels of blanking data in the output frame, thereby increasing the rate at which data is read from the memory. Conversely, if an amount of processed video data stored in the memory is lower than a lower threshold, then the frame size can be increased by increasing the number of pixels of blanking data in the output frame, thereby reducing the rate at which data is read from the memory.
申请公布号 US9082199(B1) 申请公布日期 2015.07.14
申请号 US200611440502 申请日期 2006.05.24
申请人 Altera Corporation 发明人 Crosland Andrew;May Roger
分类号 G06T3/40;H04N5/343 主分类号 G06T3/40
代理机构 Ropes & Gray LLP 代理人 Ropes & Gray LLP
主权项 1. A video processing device, comprising: an input for receiving video data; at least one processing circuit for processing the received video data to produce processed video data; a memory for storing the processed video data; and an output circuit for: reading the processed video data from the memory; writing the processed video data to a data frame; and dynamically reducing, during the writing of the processed video data to the data frame, a horizontal or vertical length of the data frame during a vertical blanking period associated with the data frame in response to a determination that a number of pixels of the processed video data stored in the memory exceeds an upper threshold value of a total number of pixels.
地址 San Jose CA US
您可能感兴趣的专利