发明名称 ELECTRONIC DEVICE HAVING AN INTERFACE SUPPORTED TESTING MODE
摘要 <p>A system is provided for testing a first integrated circuit chip associated with at least a second integrated circuit chip in a semiconductor device, wherein at least some external terminals for the semiconductor device are to be shared by the first and second integrated circuit chips, and wherein the first integrated circuit chip is designed for normal operation and a test mode. The system includes a plurality of multiplexer circuits. Each multiplexer circuit is operable to receive a respective signal from the second integrated circuit chip when the first integrated circuit chip is in normal operation. Each multiplexer circuit is further operable to receive a respective signal from either the second integrated circuit chip or an associated external terminal when the first integrated circuit chip is in test mode. An external terminal of the semiconductor device operable to receive a signal for causing the first integrated circuit chip to transition between normal operation and the test mode.</p>
申请公布号 WO2007022446(A3) 申请公布日期 2009.04.23
申请号 WO2006US32416 申请日期 2006.08.17
申请人 INAPAC TECHNOLOGY, INC.;ONG, ADRIAN 发明人 ONG, ADRIAN
分类号 G01R31/26 主分类号 G01R31/26
代理机构 代理人
主权项
地址