发明名称 Processing apparatus
摘要 A processing apparatus includes an execution stage which executes each of instruction streams, a first resource counter which counts the number of operating resources used when the execution stage executes a first one of the instruction streams, a second resource counter which holds data of the number of unused ones of the operating resources, and a control circuit which reads the count value of the first resource counter from a management table when a subsequent instruction stream is executed, to control a start of execution of the subsequent instruction stream in accordance with a subtraction result obtained by subtracting the count value from the data. The control circuit checks whether a number of operating resources required by the subsequent instruction stream is secured based on the subtraction result before the subsequent instruction stream starts to be executed.
申请公布号 US2006195679(A1) 申请公布日期 2006.08.31
申请号 US20050190062 申请日期 2005.07.27
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 YAMAZAKI ITARU;TERUYAMA TATSUO
分类号 G06F9/30 主分类号 G06F9/30
代理机构 代理人
主权项
地址