| 摘要 |
An automatic learning, recording and generation method and system of a data address. When the present invention is applied to the field of processors, the data required by an instruction is transmitted to a processor core in advance to be ready for use before the processor core executes a data reading instruction. In addition, a data address for next execution of the instruction is predicted, and the corresponding data is loaded to a data cache to reduce cache loss. |
