发明名称 Class D amplifier circuit
摘要 A pulse monitor circuit detects the presence or non-presence of the output pulses output from an output stage circuit. The pulse monitor circuit outputs an up signal to the up/down counter when the output pulses do not exist at all and outputs a down signal to the up/down counter when the output pulses exist. The up/down counter outputs a signal for increasing the delay amount of a delay amount variable circuit when a count value is large, that is, when the output pulses disappear. In contrast, when the count value is small, that is, when the output pulses exist, the counter outputs the signal for reducing the delay amount of the delay amount variable circuit.
申请公布号 US2009027121(A1) 申请公布日期 2009.01.29
申请号 US20080218084 申请日期 2008.07.11
申请人 YAMAHA CORPORATION 发明人 KAWAI HIROTAKA;TSUJI NOBUAKI;TANAKA YASUOMI
分类号 H03F3/217 主分类号 H03F3/217
代理机构 代理人
主权项
地址