发明名称 METHOD TO REDUCE RESIDUAL STI CORNER DEFECTS GENERATED DURING SPE IN THE FABRICATION OF NANO-SCALE CMOS TRANSISTORS USING DSB SUBSTRATE AND HOT TECHNOLOGY
摘要 A device and method of reducing residual STI corner defects in a hybrid orientation transistor comprising, forming a direct silicon bonded substrate wherein a second silicon layer with a second crystal orientation is bonded to a handle substrate with a first crystal orientation, forming a pad oxide layer on the second silicon layer, forming a nitride layer on the pad oxide layer, forming an isolation trench within the direct silicon bonded substrate through the second silicon layer and into the handle substrate, patterning a PMOS region of the direct silicon bonded substrate utilizing photoresist including a portion of the isolation trench, implanting and amorphizing an NMOS region of the direct silicon bonded substrate, removing the photoresist, performing solid phase epitaxy, performing a recrystallization anneal, forming an STI liner, completing front end processing, and performing back end processing.
申请公布号 US2009057816(A1) 申请公布日期 2009.03.05
申请号 US20070847053 申请日期 2007.08.29
申请人 PINTO ANGELO;CHIDAMBARAM PERIANNAN R;WISE RICK L 发明人 PINTO ANGELO;CHIDAMBARAM PERIANNAN R.;WISE RICK L.
分类号 H01L21/76;H01L29/00 主分类号 H01L21/76
代理机构 代理人
主权项
地址