| 摘要 |
A method and apparatus are provided for selecting between a plurality of instruction sets available to a microprocessor. An instruction fetch address is supplied. At least one predetermined bit of the instruction fetch address is used to select between the instruction sets. Once an instruction set has been selected instructions may be fetched and decoded with a decoding scheme appropriate to the instruction set.
|
