| 摘要 |
An integrated circuit (10) such as a programmable logic device integrated circuit is provided that contains body-biased metal-oxide-semiconductor transistors (24, 26) and latch-up prevention circuitry to prevent latch-up from occurring in metal-oxide-semiconductor transistors. Body bias signals (14) can be received from an external source (22) or generated internally. Body bias paths (14) are used to distribute the body bias signals to the body terminals (B) of the metal-oxide-semiconductor transistors (24, 26). The latch-up prevention circuitry may include active n-channel and p-channel metal-oxide-semiconductor transistor latch-up prevention circuitry. The latch-up prevention circuitry monitors the states of power supply signals to determine whether a potential latch-up condition is present. If the latch-up prevention circuitry determines that a core logic power supply signal and ground power supply have become valid while a body bias signal is not valid, a body bias path can be clamped at a safe voltage to prevent latch-up from occurring in the metal-oxide-semiconductor transistors. |
