发明名称 |
Geschalteter Ladungs-Multiplizierer-Dividierer |
摘要 |
The switched charge multiplier-divider according to the present invention is constructed of CMOS devices. Capacitor charge theory is employed to implement the circuit of the switched charge multiplier-divider. The switched charge multiplier-divider includes an output capacitor and controls the voltage across the output capacitor, so that it is proportional to the product of the charge current and the charge-time interval. The switched charge multiplier-divider is ideal for use in the power factor correction (PFC) of switching mode power supplies. Potentially, it can also be applied to automatic gain control (AGC) circuits. |
申请公布号 |
DE112004001469(T5) |
申请公布日期 |
2006.06.14 |
申请号 |
DE20041101469 |
申请日期 |
2004.05.26 |
申请人 |
SYSTEM GENERAL CORP., TAIPEI HSIEN |
发明人 |
YANG, TA-YUNG;LIN, JENN-YU;LU, RUI-HONG |
分类号 |
G06F7/52;G06G7/12;G06G7/16;H03K19/0944 |
主分类号 |
G06F7/52 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|