发明名称 METHODS AND APPARATUS TO OPTIMIZE INSTRUCTIONS FOR EXECUTION BY A PROCESSOR
摘要 Methods, apparatus, systems and articles of manufacture are disclosed herein. An example apparatus includes an instruction profiler to identify a predicated block within instructions to be executed by a hardware processor. The example apparatus includes a performance monitor to access a mis-prediction statistic based on an instruction address associated with the predicated block. The example apparatus includes a region former to, in response to determining that the mis-prediction statistic is above a mis-prediction threshold, include the predicated block in a predicated region for optimization.
申请公布号 WO2016200522(A1) 申请公布日期 2016.12.15
申请号 WO2016US31235 申请日期 2016.05.06
申请人 INTEL CORPORATION 发明人 MEKKAT, Vineeth;VENKATASUBRAMANIAN, Girish;CHEN, Howard H.
分类号 G06F9/38;G06F9/30 主分类号 G06F9/38
代理机构 代理人
主权项
地址