发明名称 COUNTER
摘要 PROBLEM TO BE SOLVED: To provide a counter comprising an electronic circuit in which reset or alteration of count value by methods other than circuit destruction is impossible and can hold the value after the count value has reached a count limit value. SOLUTION: In an up counter 7, ON/OFF of NMOS transistors 12-1 to 12-32 and 14-1 to 14-32 comprising a switch element is controlled by an up counter control circuit 3 so that every time it executes count-up operation, "1" is written in order from a ferroelectric substance capacitor 13-1. COPYRIGHT: (C)2008,JPO&INPIT
申请公布号 JP2008211460(A) 申请公布日期 2008.09.11
申请号 JP20070045503 申请日期 2007.02.26
申请人 FUJITSU LTD 发明人 HOSOKAWA YOSHIHIRO;HIRAISHI IKUO
分类号 H03K21/00;H03K21/40 主分类号 H03K21/00
代理机构 代理人
主权项
地址