发明名称 INTERCONNECT WAKE RESPONSE CIRCUIT AND METHOD
摘要 In some embodiments, provided are circuits and approaches for responding to wake requests over a data bus such as with a USB interface. An interconnect PHY may be placed into an aggressive power reduction mode and in response to a detected wake request on the bus, respond in a sufficient time by keeping at least a portion of a transmitter data path in the PHY powered on during the reduced power mode and responding to the wake request while the PHY re-boots in the background.
申请公布号 WO2016094320(A1) 申请公布日期 2016.06.16
申请号 WO2015US64326 申请日期 2015.12.07
申请人 INTEL CORPORATION 发明人 SRIVASTAVA, AMIT KUMAR;LEE, JIA JUN;AZAM, ASAD
分类号 G06F1/32;G06F13/38;G06F13/42 主分类号 G06F1/32
代理机构 代理人
主权项
地址