发明名称 |
Apparatus for Generating Clock Signals having a PLL part and Synthesizer Part with Programmable Output Dividers |
摘要 |
A clock signal generator responsive to synchronization pulses to perform actions has a phase locked loop (PLL) part including a digitally controlled oscillator (DCO) and an output driver coupled to the DCO, and a synthesizer part including a frequency synthesizer responsive to frequency and phase information from the DCO to generate a synthesized clock and programmable output dividers for generating output clocks from the synthesized clock. An interface establishes communication between the PLL part and the synthesizer part. The output driver is programmed to compute a phase offset required to align a selected output divider with the phase of the DCO and transmit the computed offset to the selected output divider over said interface for application to said selected output divider upon the occurrence of a synchronization pulse. |
申请公布号 |
US2016301419(A1) |
申请公布日期 |
2016.10.13 |
申请号 |
US201615091993 |
申请日期 |
2016.04.06 |
申请人 |
Microsemi Semiconductor ULC |
发明人 |
Schram Paul H.L.M.;Mitric Krste;Rusaneanu Gabriel |
分类号 |
H03L7/181;H03L7/099 |
主分类号 |
H03L7/181 |
代理机构 |
|
代理人 |
|
主权项 |
1. An apparatus for generating clock signals, said apparatus being responsive to synchronization pulses to perform actions and comprising:
a phase locked loop (PLL) part including a digitally controlled oscillator (DCO) and an output driver coupled to said DCO; a synthesizer part including a frequency synthesizer responsive to frequency and phase information from the DCO to generate a synthesized clock and programmable output dividers for generating output clocks from said synthesized clock; and an interface establishing communication between said PLL part and said synthesizer part; and said output driver being programmed to compute a phase offset required to align a selected output divider with the phase of the DCO and transmit the computed offset to the selected output divider over said interface for application to said selected output divider upon the occurrence of a synchronization pulse. |
地址 |
Kanata CA |