发明名称 Transceiver with multi-state direct digital synthesizer driven phase locked loop
摘要 Transceivers for use in time division telecommunication units like mobile phones and base stations can be produced at lower costs by, in a transmitting mode, switching the direct digital synthesizer (DDS 24 ) driven phase locked loop (PLL 10 - 15 ) into a modulating state and supplying a modulation signal to the DDS and switching in the PLL a first filter ( 12 ) allowing the generation of an improved modulated signal, and by, in a receiving mode, switching the DDS driven PLL into an oscillating state and supplying a non-modulation signal to the DDS and switching in the PLL a second filter ( 13 ) allowing demodulation with reduced phase noise. A transmitter part ( 2 ) and a non-transmitter part ( 4,6 ) share a single DDS driven PLL, based upon the basic idea of using important parts in low cost transceivers for both modes, instead of using different parts for different modes, and achieve a good performance.
申请公布号 US2005169416(A1) 申请公布日期 2005.08.04
申请号 US20040500620 申请日期 2004.07.01
申请人 KONINKLIJKE PHILIPS ELECTRONICS N.V. 发明人 LIU JIGANG
分类号 H04B1/44;H04B1/40;(IPC1-7):H03D3/24 主分类号 H04B1/44
代理机构 代理人
主权项
地址