发明名称 |
RADIO COMMUNICATION DEVICE AND PLL LOOP CONTROL METHOD |
摘要 |
According to one embodiment, a radio communication device includes PLL circuit that adjusts, based on control data, a frequency of an output signal to a target value, a holder that temporarily holds, when a hold instruction signal to hold the control data is input, a state of the control data and releases, when an unhold instruction signal to unhold the control data is input, a holding state of the control data, a control unit that outputs the hold instruction signal in a PLL lock state in which the frequency of the output signal reaches the target value, and outputs the unhold instruction signal after the hold instruction signal is output and before the frequency of the output signal deviates from the target value or a vicinity of the target value. |
申请公布号 |
US2016269171(A1) |
申请公布日期 |
2016.09.15 |
申请号 |
US201514844977 |
申请日期 |
2015.09.03 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
SAKURAI Hiroki |
分类号 |
H04L7/033;H03L7/093;H03L7/099;H03L7/091 |
主分类号 |
H04L7/033 |
代理机构 |
|
代理人 |
|
主权项 |
1. A radio communication device comprising:
a phase-locked loop (PLL) circuit that adjusts, based on control data, a frequency of an output signal to a target value; a holder that temporarily holds, when a hold instruction signal to hold the control data is input, a state of the control data, and releases, when an unhold instruction signal to unhold the control data is input, a holding state of the control data; and a control unit that outputs the hold instruction signal in a PLL lock state in which the frequency of the output signal reaches the target value, and outputs the unhold instruction signal after the hold instruction signal is output and before the frequency of the output signal deviates from the target value or a vicinity of the target value. |
地址 |
Tokyo JP |