| 摘要 |
<p>Sequence controller with a processor (2) contained therein which can execute a predetermined sequence in accordance with data transferred from an NC processor (1) in a predetermined cycle. The processor generates an interrupt signal (e) for each completion of the transfer of data, and the processor in the sequence controller starts the predetermined sequence in accordance with the interrupt signal.</p> |
