发明名称 TEST METHOD FOR VITERBI DECODER
摘要 PURPOSE:To test the operation of each section separately respectively by applying an input signal for a test directly corresponding a distributor, an ACS circuit and a path memory constituting a viterbi decoder, leading and collating the output signals. CONSTITUTION:The distributor 1 calculates a branch metric from an input signal such as a demodulation signal fed to a terminal (a), its output signal is fed to selectors 4, 6 and a selection output signal of the selector 4 is fed to the ACS circuit 2. The ACS includes an adder, a comparator and a selector, the adder adds a branch metric and a path metric, the pathmetrics being the outputs of the addition are compared by the comparator, and the most likelihood of the result of comparison is outputted while being selected by the selector. The path memory 3 consists of lots of cells storing the history of the most likelihood path, is reset by a reset signal from a terminal (c) and brought into an initial state.
申请公布号 JPS62101128(A) 申请公布日期 1987.05.11
申请号 JP19850240667 申请日期 1985.10.29
申请人 FUJITSU LTD 发明人 SHIMODA KANEYASU;YAMASHITA ATSUSHI;KATO TADAYOSHI
分类号 H03M13/00;H03M13/01;H03M13/23;H03M13/41 主分类号 H03M13/00
代理机构 代理人
主权项
地址