发明名称 SYSTEM MONITORING SYSTEM
摘要 PURPOSE:To escape exactly from an infinite loop, even in case of a double fault which will fall into the infinite loop by a fault processing program, by informing an interruption of the fault processing program first, when the infinite loop of a system is detected. CONSTITUTION:A processor 1, a memory 3, and a system monitor timer 2 are connected through a processor bus 4, and usually the processor 1 resets the system monitor timer by a prescribed period being smaller than the time when the system monitor timer 2 overflows, by executing a program which is stored in the memory 3. If a system gets into an infinite loop due to a bug of the program, the system monitor timer 2 cannot be reset within a prescribed period, therefore, the system monitor timer 3 overflows. If the number of times of the overflow is less than a prescribed number of times, the system monitor timer 2 sends out an interrupting signal 6 to the processor, and when said number of times exceeds the prescribed number of times, the timer sends out an initializing signal 5 to the processor 1.
申请公布号 JPS62134734(A) 申请公布日期 1987.06.17
申请号 JP19850274947 申请日期 1985.12.09
申请人 HITACHI LTD;HITACHI TSUSHIN SYST KK;RINKU:KK 发明人 MAEJIMA YUKITO;OOATARI SHIYUUZOU;OGINO MINEO
分类号 G06F11/30 主分类号 G06F11/30
代理机构 代理人
主权项
地址