发明名称 DETECTING SYSTEM FOR DOWN OF PROCESSOR
摘要 PURPOSE:To detect the down of a processor without subjecting heavy load to a CPU at the time of normal operation and without making a bus busy by providing the system with an auto-repute information control device. CONSTITUTION:Respective processors 11-14 are connected to the auto-repute information control device 2 and a common storage device 3, and when a fault is generated in a self-processor, the processor can execute automatic rerising on the basis of the auto-repute function. When auto-repute start information or auto-repute end information is sent from the processors 12-14, the device 2 sends the processor number and the information to the master processor 12. When the information is sent from the master processor 11, the information is sent to the master-substitutive processor 12. The processor 11 or 12 receiving the auto-repute start information starts time monitoring, and if receiving the auto-repute end information within a fixed time, regards the processor concerned as a downed processor and informs the processor number of the downed processor to all the other processors through inter-processor communication.
申请公布号 JPS62143141(A) 申请公布日期 1987.06.26
申请号 JP19850283904 申请日期 1985.12.17
申请人 NEC CORP 发明人 SHODA MITSUAKI
分类号 G06F15/16;G06F11/18;G06F15/177 主分类号 G06F15/16
代理机构 代理人
主权项
地址