发明名称 ECHO CANCELER
摘要 PURPOSE:To allow the title canceler to cope with various echo path replay lengths by dividing calculation block into plural blocks and processing the result. CONSTITUTION:The echo canceler is divided into a master circuit 4000, a slave 1 circuit 5001, a slave 2 circuit 5002 and a slave p circuit 500p and the echo is calcuated, then the function of the echo canceler is satisfied as a whole. In constituting the echo canceler by the adapted algorithm by the 2nd-order affine projection through above, a tap length of any value is realized by increasing/decreasing number of stages of slave circuits.
申请公布号 JPS62299119(A) 申请公布日期 1987.12.26
申请号 JP19860141305 申请日期 1986.06.19
申请人 NIPPON TELEGR & TELEPH CORP <NTT> 发明人 FURUKAWA ISAO;YASUKAWA HIROSHI;SHIMADA MASAHARU
分类号 H04B3/23 主分类号 H04B3/23
代理机构 代理人
主权项
地址