| 摘要 |
A CMOS array is described where the memory cells are formed in n-type wells. No back biasing is employed. To prevent generation of minority carriers within the wells, on-chip filtering of power used for the devices in the wells and for biasing the wells is employed. Other techniques are used to reduce problems associated with minority carrier generation.
|
