Multi-processor using shared buses

摘要

A multi-processor apparatus is disclosed which includes an array of separately addressable memory units and an array of separately addressable processors. A first unidirectional bus delivers data from a selected processor to a selected memory unit. A second unidirectional data bus delivers data from a selected memory unit to a selected processor. Arbitor circuits control the flow of data to these data buses.