摘要 |
The machine method of the present embodiment relates to iterative numerical techniques adapted for use in digital circuitry, such as floating- point multipliers and floating point adder-subtractor units. Using the Newton method of reciprocal square root computation of a value, several computational steps can be merged and performed with a single floating point multiplier unit.
|