| 摘要 |
A nonvolatile semiconductor memory device has n+-type source and drain regions formed in the surface of a p-type semiconductor substrate, a floating gate formed above and insulated from a channel region provided between the source and drain regions, and a control gate formed above and insulated from the floating gate. The memory device further has a capacitor provided between the control gate and drain region.
|
