| 摘要 |
<p>A phase locked loop frequency synthesizer with DC data modulation capability is described. This synthesizer includes an arrangement for detecting one of a plurality of FSK data levels (61), generating a corresponding predetermined compensation signal (71) and utilizing the compensation signal to substantially continuously compensate the frequency synthesizer (9) for normal response to the detected data modulation level.</p> |
