发明名称 |
LOW-VOLTAGE FLASH EEPROM MEMORY CELL |
摘要 |
<p>PURPOSE: To effectively operate the memory at a low voltage level by providing a memory array which can be electrically erased and programmed and operating it so as to be programmed via the Fowler-Nordheim tunneling at only one of both sides of a channel forming the channel programming side. CONSTITUTION: An NXM-bit EEPROM array 10 includes a memory array 24 which can be electrically erased and programmed, and the array 24 is connected for programming to a common line 28 via the Fowler-Nordheim tunneling at only one of both side of a channel forming the channel programming side. Then a flash write circuit electrifies negatively the floating gates of all a symmetrical transistors. Every transistor selects an erased state for the bit-wide programming by removing selectively its electric charge. Thus, a memory operates at a low voltage level.</p> |
申请公布号 |
JPH07249293(A) |
申请公布日期 |
1995.09.26 |
申请号 |
JP19940245865 |
申请日期 |
1994.10.12 |
申请人 |
TEXAS INSTR INC <TI> |
发明人 |
IANO DARIGO;JIYORUJIYU FUARESHI;MAIKERU SHII SUMERINGU;JIYURIO JII MAROTSUTA;JIOBUANNI SANCHIN;MOUSUMI BATSUTO |
分类号 |
G11C17/00;G11C16/04;G11C16/08;H01L21/8247;H01L27/115;(IPC1-7):G11C16/02 |
主分类号 |
G11C17/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|