| 摘要 |
A 3-value input buffer circuit is configured by a first N-channel MOS transistor whose source is connected to an input terminal, a first P-channel MOS transistor which is connected to the first N-channel MOS transistor, a first inverter whose input is connected to a drain of the first P-channel MOS transistor, a second P-channel MOS transistor whose source is connected to the input terminal, a second N-channel MOS transistor which is connected to the second P-channel MOS transistor, a second inverter which is connected to a drain of the second N-channel MOS transistor, and a voltage applying circuit which is constituted by P-channel MOS transistors and which applies a constant voltage to a gate of each of the first N-channel MOS transistor and the second P-channel MOS transistor. The first N-channel MOS transistor and the second P-channel MOS transistor are cut off when the input terminal is in an open state. Thus, the power consumption can be significantly suppressed.
|
