发明名称 |
LEVEL CONVERTER, OUTPUT CIRCUIT, AND INPUT-OUTPUT CIRCUIT |
摘要 |
PROBLEM TO BE SOLVED: To enable a level converter used for a semiconductor device which operates with a plurality of power supply voltages to stably operate even when a time lag exists between the delivering timing of the power supply voltages. SOLUTION: A level converter is provided with an input buffer circuit 100 and a level converting section 101 equipped with an output holding circuit 102. The buffer circuit 100 outputs a pair of buffer signals X1 and X2 to the level converting section 101 on the basis of a binary input signal A having an amplitude based on a low-voltage power source. The section 101 outputs the binary input signal A after converting the signal A into a binary output signal Y having the amplitude based on a high-voltage power source on the basis of the buffer signals X1 and X2. The output holding circuit 102 outputs the binary output signal Y based on the potential difference between the buffer signals X1 and X2 when the states of the signals X1 and X2 become unstable. |
申请公布号 |
JPH10336007(A) |
申请公布日期 |
1998.12.18 |
申请号 |
JP19970139739 |
申请日期 |
1997.05.29 |
申请人 |
FUJITSU LTD;FUJITSU VLSI LTD |
发明人 |
KATO TSUTOMU |
分类号 |
H03K19/003;H03K19/0175;H03K19/0185 |
主分类号 |
H03K19/003 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|