发明名称 MEMORY DEVICE, MEMORY CONTROL CLOCK SETTING METHOD, DIGITAL DEVICE, AND RECORDING MEDIUM HAVING RECORDED MEMORY CONTROL CLOCK SETTING PROGRAM THEREON
摘要 PROBLEM TO BE SOLVED: To optimize the access time of a memory and to adjust a phase without any manual work by using a measuring instrument. SOLUTION: A phase adjusting means 11 shifts the phase of a select clock waveform from a reference clock 106. The matching result of read and write data of the memory 3 when a memory clock 111 is fixed to a certain phase and an input register clock 110 is shifted to all phases is saved. The phase of the clock maximizing the number of matching clock waveforms is selected. A control means 10 sets and fixes a register clock effective signal 102, a register clock select signal 104, a memory clock effective signal 103, and a memory clock select signal 105 and outputs an end signal 101.
申请公布号 JP2000010849(A) 申请公布日期 2000.01.14
申请号 JP19980175725 申请日期 1998.06.23
申请人 NEC KOFU LTD 发明人 WAKATSUKI KENICHI
分类号 G06F12/00;H04L7/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利