VARIABLE DETAIL AUTOMATIC INVOCATION OF TRANSISTOR LEVEL TIMING FOR APPLICATION SPECIFIC INTEGRATED CIRCUIT STATIC TIMING ANALYSIS

摘要

A method and system for designing static timing analysis for application specific-type integrated circuits (ASIC). The method includes use of transistor level timing (TLT) methods that are used only when open channel circuit inputs are detected during the generation of the timing graph.