发明名称 Capturing and evaluating high speed data streams
摘要 A system and method for capturing and evaluating high-speed serial data streams using conventional component testers includes a high-speed latching comparator coupled to the output of a device under test (DUT). The component tester stimulates the DUT to produce a high-speed serial data stream and strobes the latching comparator at predetermined instants of time relative to the serial data stream. In response, the latching comparator samples the digital state of the serial data stream and holds the sampled state. The component tester reads and stores the held state. The tester samples the serial data stream at multiple locations in this fashion, and takes multiple samples at each location. The tester averages the samples acquired at each location to render a probability function of the serial data stream verses time. The probability function has values that vary between zero and one, corresponding to the average value of the digital readings sampled at each point. From the probability function, significant timing characteristics of the serial data stream can be deduced, for example, jitter, intersymbol interference, and eye closure.
申请公布号 US6694462(B1) 申请公布日期 2004.02.17
申请号 US20000635334 申请日期 2000.08.09
申请人 TERADYNE, INC. 发明人 REISS ALAN J.;SAKSENA GORDON B.
分类号 G01R31/28;G01R31/317;G01R31/319;G01R31/3193;(IPC1-7):G01R31/28;G06F7/02 主分类号 G01R31/28
代理机构 代理人
主权项
地址