| 摘要 |
A parallel processing processor for processing images including alpha data indicative of pixel transparency. The parallel processing processor comprises: a plurality of execution units for executing in parallel arithmetic and logical operations under control of a single instruction; general purpose registers which are connected to the execution units via a data path, which input data to the execution units and which receive results of operations from the execution units; alpha data dedicated registers which are connected to the execution units via another data path and which input data to the execution units; and a control circuit for directing data from the general purpose registers and alpha data dedicated registers into each of the execution units under control of a single instruction. Under the instruction, the execution units admit data from the general purpose registers to carry out first arithmetic and logical operation in parallel on the admitted data and, without returning result of the first arithmetic and logical operation to the general purpose registers, receive data from the alpha data dedicated registers to perform second arithmetic and logical operation in parallel between the received data and the result of first arithmetic and logical operation.
|
