发明名称 Mechanisms to prevent undesirable bus behavior
摘要 A system includes proxy logic which detects situations which, unless action is taken, would result in undesirable bus behavior. In one embodiment, the target device of a bus cycle includes proxy logic which determines when the target device is unable to respond correctly to a bus cycle. In this situation, the proxy logic blocks a bus signal from being received by the addressed logic in the target device, thereby preventing the target device from responding at all. In another embodiment, proxy logic is located external to the target device and determines when the target device has not responded to a cycle intended for it. When this condition has occurred, the proxy logic responds to the cycle before the bus's subtractive decode agent has a chance to claim the cycle. The proxy logic's response may be to return bogus data or terminate or abort the cycle.
申请公布号 US7577877(B2) 申请公布日期 2009.08.18
申请号 US20030444154 申请日期 2003.05.22
申请人 HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. 发明人 EMERSON THEODORE F.;BONGAIN PHYLLIS L.;BUENTELLO CESAR;KLEIMAN JENNIFER C.;CHOSNEK DORON;NOONAN ROBERT L.;HEINRICH DAVID F.
分类号 G06F11/00;G06F13/14;G06F13/42 主分类号 G06F11/00
代理机构 代理人
主权项
地址