发明名称 Processor for increasing the run-length of digital signals
摘要 A facsimile scene typically includes a plurality of lines, each line having a plurality of picture elements (pels). Often, pel signals are adaptable for run-length coding, a run being one or more successive pels having the same brightness level. To increase the length of a run and hence to permit more efficient use of a transmission link between transmitter and receiver, a processor arrangement is disclosed for permuting a measure of the pel signals responsive to a reference signal. The reference signal is a calibration signal. The measure is an error signal for indicating a difference between the current pel signal and a prediction thereof. In an illustrative bi-level facsimile system embodiment, if the calibration signal is a logic one, the error signal is loaded beginning at one end of a memory; if the calibration pel signal is a logic zero, the error signal is loaded beginning at the other end of the memory. The loaded permuted error signal having an increased run length is then sequentially read from one end of the memory for extension to a state of the art run-length coder.
申请公布号 US4060834(A) 申请公布日期 1977.11.29
申请号 US19760734384 申请日期 1976.10.21
申请人 BELL TELEPHONE LABORATORIES, INCORPORATED 发明人 MOUNTS, FRANK WILLIAM;NETRAVALI, ARUN NARAYAN
分类号 H04N1/417;(IPC1-7):H04N1/00 主分类号 H04N1/417
代理机构 代理人
主权项
地址